A Scalable Unsegmented Multiport Memory for FPGA-Based Systems

Figure 5

In the fully connected multiport memory all the buffering occurs in the fully connected interconnect networks.