A Scalable Unsegmented Multiport Memory for FPGA-Based Systems

Figure 7

Fully connected interconnect network.