A Scalable Unsegmented Multiport Memory for FPGA-Based Systems

Figure 8

In the Omega multiport memory all the buffering occurs in the linked list FIFOs. The use of multistage interconnect networks, in this case Omega networks, helps reduce the area of the design.