Table of Contents Author Guidelines Submit a Manuscript
International Journal of Reconfigurable Computing
Volume 2015, Article ID 826283, 12 pages
http://dx.doi.org/10.1155/2015/826283
Research Article

A Scalable Unsegmented Multiport Memory for FPGA-Based Systems

Reconfigurable Computing Laboratory, Department of Electrical and Computer Engineering, Iowa State University, Ames, IA 50011, USA

Received 30 June 2015; Revised 13 October 2015; Accepted 10 December 2015

Academic Editor: Miriam Leeser

Copyright © 2015 Kevin R. Townsend et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. V. Betz and L. Shannon, Eds., FPGAs in 2032: Challenges and Opportunities in the next 20 Years, 2012.
  2. Stratix V Device Overview, SV51001, Altera, 2015, https://www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/hb/stratix-v/stx5_51001.pdf.
  3. Xilinx, 7 Series FPGAs Overview, DS180, Xilinx, 2014.
  4. A. K. Jones, J. Fazekas, R. Hoare, D. Kusic, and J. Foster, “An FPGA-based VLIW processor with custom hardware execution,” in Proceedings of the ACM/SIGDA International Symposium on Field-Programable Gate Arrays (FPGA '05), pp. 107–117, Monterey, Calif, USA, February 2005. View at Publisher · View at Google Scholar · View at Scopus
  5. N. Manjikian, “Design issues for prototype implementation of a pipelined superscalar processor in programmable logic,” in Proceedings of the IEEE Pacific Rim Conference on Communications, Computers and signal Processing (PACRIM '03), vol. 1, pp. 155–158, IEEE, Vancouver, Canada, August 2003. View at Publisher · View at Google Scholar
  6. A. Canis, J. H. Anderson, and S. D. Brown, “Multi-pumping for resource reduction in FPGA high-level synthesis,” in Proceedings of the IEEE Design, Automation & Test in Europe (DATE '13), pp. 194–197, Grenoble, France, March 2013. View at Publisher · View at Google Scholar
  7. H. E. Yantir, S. Bayar, and A. Yurdakul, “Efficient implementations of multi-pumped multi-port register files in FPGAs,” in Proceedings of the Euromicro Conference on Digital System Design (DSD '13), pp. 185–192, IEEE, Los Alamitos, CA, USA, September 2013. View at Publisher · View at Google Scholar · View at Scopus
  8. B. Fort, D. Capalija, Z. G. Vranesic, and S. D. Brown, “A multithreaded soft processor for SoPC area reduction,” in Proceedings of the 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM '06), pp. 131–140, IEEE, Napa, Calif, USA, April 2006. View at Publisher · View at Google Scholar · View at Scopus
  9. R. Moussali, N. Ghanem, and M. A. R. Saghir, “Supporting multithreading in configurable soft processor cores,” in Proceedings of the ACM International Conference on Compilers, Architecture, and Synthesis of Embedded Systems (CASES '07), pp. 155–159, September 2007.
  10. P. Yiannacouras, J. G. Steffan, and J. Rose, “Application-specific customization of soft processor microarchitecture,” in Proceedings of the ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA '06), pp. 201–210, Monterey, Calif, USA, February 2006.
  11. C. E. LaForest and J. G. Steffan, “Efficient multi-ported memories for FPGAs,” in Proceedings of the 18th Annual ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA '10), pp. 41–50, ACM, Monterey, Calif, USA, February 2010. View at Publisher · View at Google Scholar
  12. F. Anjam, S. Wong, and F. Nadeem, “A multiported register file with register renaming for configurable softcore VLIW processors,” in Proceedings of the International Conference on Field-Programmable Technology (FPT' 10), pp. 403–408, IEEE, Beijing, China, December 2010. View at Publisher · View at Google Scholar · View at Scopus
  13. A. M. S. Abdelhadi and G. G. F. Lemieux, “Modular multi-ported SRAM-based memories,” in Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA '14), pp. 35–44, ACM, February 2014. View at Publisher · View at Google Scholar · View at Scopus
  14. C. E. LaForest, M. G. Liu, E. R. Rapati, and J. G. Steffan, “Multi-ported memories for FPGAs via XOR,” in Proceedings of the ACM/SIGDA International Symposium on Field-Programable Gate Arrays (FPGA '12), pp. 209–218, Monterey, Calif, USA, February 2012. View at Publisher · View at Google Scholar · View at Scopus
  15. J. Moscola, R. K. Cytron, and Y. H. Cho, “Hardware-accelerated RNA secondary-structure alignment,” ACM Transactions on Reconfigurable Technology and Systems, vol. 3, no. 3, article 14, 2010. View at Publisher · View at Google Scholar · View at Scopus
  16. M. A. R. Saghir, R. Naous, and M. A. R. Saghir, “A configurable multi-ported register file architecture for soft processor cores,” in Reconfigurable Computing: Architectures, Tools and Applications: Third International Workshop, ARC 2007, Mangaratiba, Brazil, March 27–29, 2007. Proceedings, pp. 14–25, Springer, Berlin, Germany, 2007. View at Publisher · View at Google Scholar
  17. M. A. R. Saghir, M. El-Majzoub, and P. Akl, “Datapath and ISA customization for soft VLIW processors,” in Proceedings of the IEEE International Conference on Reconfigurable Computing and FPGA's (ReConFig '06), pp. 1–10, IEEE, September 2006. View at Publisher · View at Google Scholar · View at Scopus
  18. C. L. Wu and T. Y. Feng, “On a class of multistage interconnection networks,” IEEE Transactions on Computers, vol. 29, no. 8, pp. 694–702, 1980. View at Publisher · View at Google Scholar · View at MathSciNet
  19. D. H. Lawrie, “Access and alignment of data in an array processor,” IEEE Transactions on Computers, vol. 24, no. 12, pp. 1145–1155, 1975. View at Google Scholar · View at MathSciNet
  20. S. Bell, B. Edwards, J. Amann et al., “TILE64TM processor: a 64-core SoC with mesh interconnect,” in Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC '08), pp. 88–598, February 2008.
  21. A. Nikologiannis, I. Papaefstathiou, G. Kornaros, and C. Kachris, “An FPGA-based queue management system for high speed networking devices,” Microprocessors and Microsystems, vol. 28, no. 5-6, pp. 223–236, 2004. View at Publisher · View at Google Scholar · View at Scopus
  22. M. Weber, “Arbiters: design ideas and coding styles,” in Proceedings of the Synopsys Users Group Boston Conference (SNUG '01), Boston, Mass, USA, September 2001.