Table of Contents Author Guidelines Submit a Manuscript
International Journal of Reconfigurable Computing
Volume 2015 (2015), Article ID 902925, 13 pages
http://dx.doi.org/10.1155/2015/902925
Research Article

Using Genetic Algorithms for Hardware Core Placement and Mapping in NoC-Based Reconfigurable Systems

Department of Electronics Systems, School of Engineering, University of Sao Paulo, Avenida Prof. Luciano Gualberto, Trav. 3, 05508-900 Sao Paulo, SP, Brazil

Received 21 October 2014; Revised 24 December 2014; Accepted 26 December 2014

Academic Editor: Salvatore Pontarelli

Copyright © 2015 Jonas Gomes Filho et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. C. Bobda, A. Ahmadinia, M. Majer, J. Teich, S. Fekete, and J. van der Veen, “Dynoc: a dynamic infrastructure for communication in dynamically reconfugurable devices,” in Proceedings of the International Conference on Field Programmable Logic and Applications (FPL '05), pp. 153–158, August 2005.
  2. T. Pionteck, R. Koch, and C. Albrecht, “Applying partial reconfiguration to networks-on-chips,” in Proceedings of the International Conference on Field Programmable Logic and Applications (FPL '06), pp. 1–6, August 2006. View at Publisher · View at Google Scholar · View at Scopus
  3. S. Jovanovic, C. Tanougast, S. Weber, and C. Bobda, “CuNoC: a scalable dynamic NoC for dynamically reconflgurable FPGAs,” in Proceedings of the International Conference on Field Programmable Logic and Applications (FPL '07), pp. 753–756, Amsterdam, The Netherlands, August 2007. View at Publisher · View at Google Scholar · View at Scopus
  4. C. Killian, C. Tanougast, F. Monteiro, and A. Dandache, “A new efficient and reliable dynamically reconfigurable network-on-chip,” Journal of Electrical and Computer Engineering, vol. 2012, Article ID 843239, 16 pages, 2012. View at Publisher · View at Google Scholar
  5. R. Marculescu, U. Y. Ogras, L.-S. Peh, N. E. Jerger, and Y. Hoskote, “Outstanding research problems in NoC design: system, microarchitecture, and circuit perspectives,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 28, no. 1, pp. 3–21, 2009. View at Publisher · View at Google Scholar · View at Scopus
  6. M. Huebner, T. Becker, and J. Becker, “Real-time LUT-based network topologies for dynamic and partial FPGA self-reconfiguration,” in Proceedings of the 17th Symposium on Integrated Circuits and Systems Design (SBCCI '04), pp. 28–32, IEEE, September 2004. View at Publisher · View at Google Scholar · View at Scopus
  7. M. Raffo, J. G. Filho, M. Strum, and W. J. Chau, “A placement tool for a NOC-based dynamically reconfigurable system,” in Proceedings of the VI Southern Programmable Logic Conference (SPL '10), pp. 47–52, March 2010.
  8. G. Haiyun, “Survey of dynamically reconfigurable network-on-chip,” in Proceedings of the International Conference on Future Computer Sciences and Application (ICFCSA '11), pp. 200–203, June 2011. View at Publisher · View at Google Scholar · View at Scopus
  9. S. Murali and G. De Micheli, “Bandwidth-constrained mapping of cores onto NoC architectures,” in Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE '04), vol. 2, pp. 896–901, February 2004. View at Publisher · View at Google Scholar · View at Scopus
  10. F. Wronski, E. Briao, and F. Wagner, “Evaluating energy-aware task allocation strategies for MPSoCs,” in From Model-Driven Design to Resource Management for Distributed Embedded Systems, pp. 215–224, Springer, Braga, Portugal, 2006. View at Publisher · View at Google Scholar
  11. J. G. Filho, M. Strum, and W. J. Chau, “A strategy for mapping reconfigurable cores in NoCs,” in Proceedings of the IEEE 4th Latin American Symposium on Circuits and Systems (LASCAS '13), pp. 1–4, March 2013. View at Publisher · View at Google Scholar · View at Scopus
  12. A. Ahmadinia, C. Bobda, M. Bednara, and J. Teich, “A new approach for on-line placement on reconfigurable devices,” in Proceedings of the 18th International Parallel and Distributed Processing Symposium (IPDPS '04), pp. 1825–1831, April 2004.
  13. X. Iturbe, K. Benkrid, C. Hong, A. Ebrahim, T. Arslan, and I. Martinez, “Runtime scheduling, allocation, and execution of real-time hardware tasks onto Xilinx FPGAs subject to fault occurrence,” International Journal of Reconfigurable Computing, vol. 2013, Article ID 905057, 32 pages, 2013. View at Publisher · View at Google Scholar · View at Scopus
  14. I. Beretta, V. Rana, D. Atienza, and D. Sciuto, “A mapping flow for dynamically reconfigurable multi-core system-on-chip design,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 30, no. 8, pp. 1211–1224, 2011. View at Publisher · View at Google Scholar · View at Scopus
  15. J. G. Filho and W. J. Chau, “Exploring the problems of placement and mapping in NoC-based reconfizurable systems,” in Proceedings of the International Conference on Reconfigurable Computing and FPGAs (ReConFig '13), pp. 1–4, IEEE, Cancún, Mexico, December 2013. View at Publisher · View at Google Scholar · View at Scopus
  16. A. Ahmadinia, C. Bobda, S. P. Fekete, J. Teich, and J. C. van der Veen, “Optimal free-space management and routing-conscious dynamic placement for reconfigurable devices,” IEEE Transactions on Computers, vol. 56, no. 5, pp. 673–680, 2007. View at Publisher · View at Google Scholar · View at Scopus
  17. C. A. M. Marcon, E. I. Moreno, N. L. V. Calazans, and F. G. Moraes, “Comparison of network-on-chip mapping algorithms targeting low energy consumption,” IET Computers and Digital Techniques, vol. 2, no. 6, pp. 471–482, 2008. View at Publisher · View at Google Scholar · View at Scopus
  18. M. J. Sepúlveda, W. J. Chau, G. Gogniat, and M. Strum, “A multi-objective adaptive immune algorithm for multi-application NoC mapping,” Analog Integrated Circuits and Signal Processing, vol. 73, no. 3, pp. 851–860, 2012. View at Publisher · View at Google Scholar · View at Scopus
  19. D. E. Goldberg, Genetic Algorithms in Search, Optimization, and Machine Learning, vol. 412, Addison-Wesley, Reading, Mass, USA, 1989.
  20. M. Srinivas and L. M. Patnaik, “Adaptive probabilities of crossover and mutation in genetic algorithms,” IEEE Transactions on Systems, Man and Cybernetics, vol. 24, no. 4, pp. 656–667, 1994. View at Publisher · View at Google Scholar · View at Scopus
  21. V. A. Cicirello, “Non-wrapping order crossover: an order preserving crossover operator that respects absolute position,” in Proceedings of the 8th ACM Annual Conference on Genetic and Evolutionary Computation, pp. 1125–1132, 2006.
  22. J. Holland, “Reproductive plans and genetic operators,” in Adaptation in Natural and Artificial Systems, chapter 6, pp. 89–118, MIT Press, Cambridge, Mass, USA, 1992. View at Google Scholar
  23. M. Rocha and J. Neves, “Preventing premature convergence to local optima in genetic algorithms via random offspring generation,” in Multiple Approaches to Intelligent Systems, Lecture Notes in Computer Science, pp. 127–136, Springer, Berlin, Germany, 1999. View at Publisher · View at Google Scholar