An Efficient FPGA Implementation of Optimized Anisotropic Diffusion Filtering of Images

Figure 7

This hardware design shows a single instance of the iterative diffusion step shown in (3). The overall architecture with the pixels passing from the host PC to the FPGA platform and the processed pixels being reconstructed back to the host PC.