International Journal of Reconfigurable Computing

Copyright © 2016 Anatolij Sergiyenko and Anastasia Serhienko. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

1. P. Duhamel and H. Hollmann, “‘Split radix’ FFT algorithm,” Electronics Letters, vol. 20, no. 1, pp. 14–16, 1984. View at Publisher · View at Google Scholar · View at Scopus
2. H. J. Nussbaumer, Fast Fourier Transform and Convolution Algorithms, Springer, New York, NY, USA, 1982.
3. L. R. Rabiner and B. Gold, Theory and Application of Digital Signal Processing, Prentice-Hall, Upper Saddle River, NJ, USA, 1975.
4. E. H. Wold and A. M. Despain, “Pipeline and parallel-pipeline FFT processors for VLSI implementations,” IEEE Transactions on Computers, vol. 33, no. 5, pp. 414–426, 1984. View at Publisher · View at Google Scholar · View at Scopus
5. S. He and M. Torkelson, “New approach to pipeline FFT processor,” in Proceedings of the 10th International Parallel Processing Symposium (IPPS '96), pp. 766–770, Honolulu, April 1996. View at Scopus
6. G. Bi and E. V. Jones, “Pipelined FFT processor for word-sequential data,” IEEE Transactions on Acoustics, Speech, and Signal Processing, vol. 37, no. 12, pp. 1982–1985, 1989. View at Publisher · View at Google Scholar · View at Scopus
7. P. K. Meher, J. C. Patra, and A. P. Vinod, “Efficient systolic designs for 1- and 2-dimensional DFT of general transform-lengths for high-speed wireless communication applications,” Journal of Signal Processing Systems, vol. 60, no. 1, pp. 1–14, 2010. View at Publisher · View at Google Scholar · View at Scopus
8. J. G. Nash, “High-throughput programmable systolic array FFT architecture and FPGA implementations,” in Proceedings of the International Conference on Computing, Networking and Communications (ICNC '14), pp. 878–884, IEEE, Honolulu, Hawaii, USA, February 2014. View at Publisher · View at Google Scholar · View at Scopus
9. M. Parker, Optimizing Complex Floating Point Calculations on FPGAs, Altera, 2014, http://www.embedded.com/.
10. A. Chahardahcherik, Y. S. Kavian, O. Strobel, and R. Rejeb, “Implementing FFT algorithms on FPGA,” International Journal of Computer Science and Network Security, vol. 11, no. 11, pp. 148–156, 2011. View at Google Scholar
11. A. Saeed, M. Elbably, G. Abdeel, and M. I. Eladawy, “FPGA implementation of Radix-2²pipelined FFT processor,” in Proceedings of the 3rd WSEAS International Symposium on Wavelets Theory and Applications in Applied Mathematics, Signal Processing & Modern Science (WAV '09), pp. 109–114, World Scientific and Engineering Academy and Society (WSEAS), January 2009.
12. K. Harikrishna, T. R. Rao, and V. A. Labay, “FPGA implementation of FFT algorithm for IEEE 802.16e (Mobile WiMAX),” International Journal of Computer Theory and Engineering, vol. 3, no. 2, pp. 197–203, 2011. View at Publisher · View at Google Scholar
13. B. Zhou, Y. Peng, and D. Hwang, “Pipeline FFT architectures optimized for FPGAs,” International Journal of Reconfigurable Computing, vol. 2009, Article ID 219140, 9 pages, 2009. View at Publisher · View at Google Scholar
14. V. N. Sudheer and V. B. Gopal, “FPGA implementation of 64 point FFT processor,” International Journal of Innovative Technology and Exploring Engineering, vol. 1, no. 4, pp. 63–66, 2012. View at Google Scholar
15. V. Gautam, K. C. Ray, and P. Haddow, “Hardware efficient design of variable length FFT processor,” in Proceedings of the 14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS '11), pp. 309–312, IEEE, Cottbus, Germany, April 2011. View at Publisher · View at Google Scholar · View at Scopus
16. F. Camarda, J.-C. Prevolet, and F. Nouvel, “Towards a reconfigurable FFT: application to digital communication systems,” in Fourier Transforms—New Analytical Approaches and FTIR Strategies, G. S. Nikolić, Ed., chapter 10, pp. 185–202, InTech, Rijeka, Croatia, 2011. View at Publisher · View at Google Scholar
17. R. Bhakthavatchalu, M. Viswanath, P. M. Venugopal, and R. Anju, “Programmable N-point FFT design,” Lecture Notes on Software Engineering, vol. 2, no. 3, pp. 247–250, 2014. View at Google Scholar
18. Y. Ouerhani, M. Jridi, and A. Alfalou, “Implementation techniques of high-order FFT into low-cost FPGA,” in Proceedings of the 54th IEEE International Midwest Symposium on Circuits and Systems (MWSCAS '11), pp. 1–4, IEEE, Seoul, Republic of Korea, August 2011. View at Publisher · View at Google Scholar · View at Scopus
19. Xilinx Product Specification. High Perfomance 64-Point Complex FFT/IFFT, V.7.0, Xilinx, San Jose, Calif, USA, 2009, http://www.xilinx.com/ipcenter.
20. J. Grajal, M. A. Sanchez, M. Garrido, and O. Gustafsson, “Pipelined radix-${\text{2}}^{\text{k}}$ feedforward FFT architectures,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 21, no. 1, pp. 23–32, 2013. View at Publisher · View at Google Scholar
21. E. Lee and D. Messerschmitt, “Synchronous data flow,” Proceedings of the IEEE, vol. 75, no. 9, pp. 1235–1245, 1987. View at Publisher · View at Google Scholar
22. S. Edwards, L. Lavagno, E. A. Lee, and A. Sangiovanni-Vincentelli, “Design of embedded systems: formal models, validation, and synthesis,” Proceedings of the IEEE, vol. 85, no. 3, pp. 366–389, 1997. View at Publisher · View at Google Scholar · View at Scopus
23. System Generator for DSP. User Guide, UG640 (V 14.3), Xilinx, San Jose, Calif, USA, 2012, http://www.xilinx.com/.
24. P. G. Paulin and J. P. Knight, “Force—directed sheduling for the behavioral synthesis of ASICs,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 7, no. 3, pp. 356–370, 1988. View at Google Scholar
25. P. Micheli, U. Lauther, and P. Duzy, Eds., The Systhesis Approach to Digital System Design, Kluwer Academic Publishers, 1992.
26. K. Keshab, K. K. Parhi, and Y. Chen, “Signal flow graphs and data flow graphs,” in Handbook of Signal Processing Systems, S. S. Bhattacharyya, E. F. Deprettere, and R. Leupers, Eds., pp. 791–816, Springer, New York, NY, USA, 2010. View at Publisher · View at Google Scholar
27. Y. Robert and F. Vivien, Eds., Introduction to Scheduling, CRC Press, Taylor &Francis Group, 2010.
28. O. Maslennikow and A. Sergiyenko, “Mapping DSP algorithms into FPGA,” in Proceedings of the International Symposium on Parallel Computing in Electrical Engineering (PARELEC '06), pp. 208–213, IEEE, Bialystok, Poland, September 2006. View at Publisher · View at Google Scholar · View at Scopus
29. A. M. Sergiyenko, O. Maslennikow, and Y. Vinogradow, “Tensor approach to the application specific processor design,” in Proceedings of the 10th International Conference—The Experience of Designing and Application of CAD Systems in Microelectronics (CADSM '09), pp. 146–149, IEEE Library, Lviv, Ukraine, February 2009.
30. A. M. Sergiyenko, VHDL for Design of Computers, DiaSoft, Kiev, Ukraine, 2003 (Russian).
31. R. Hartley and K. K. Parhi, Digit-Serial Computation, vol. 306, Springer, New York, NY, USA, 1995.
32. A. Sergiyenko, V. Simonenko, Y. Vinogradov, and K. Gluchenko, “IP core synthesis in a cloud,” in Proceedings of the 3rd International Conference “High Performance Computing” (HPC-UA '13), pp. 350–353, Kiev, Ukraine, October 2013, http://hpc-ua.org/hpc-ua-13/files/proceedings/66.pdf.
33. A. Sergiyenko, T. Lesyk, and O. Maslennikow, “Mapping DSP algorithms into FPGA,” in Proceedings of IEEE East-West Design & Test Symposium (EWDTS '08), pp. 343–348, KNURE, Lviv, Ukraine, October 2008.
34. S. A. Khan, Digital Design of Signal Processing Systems: A Practical Approach, John Wiley & Sons, New York, NY, USA, 2011.
35. Synopsys Synthesis and Simulation Design Guide, Ver. 2.1i, Xilinx, San Jose, Calif, USA, 1999.
36. A. Sergiyenko and O. Usenkov, “Pipelined FFT/IFFT 128 points processor,” 2010, http://www.opencores.org/project,pipelined_fft_128.