An FPGA-Based Quantum Computing Emulation Framework Based on Serial-Parallel Architecture

Figure 10

Data-flow graph for 3-qubit QFT. The multipliers shown in this diagram represent the multiplication of input complex number with constant .