An FPGA-Based Quantum Computing Emulation Framework Based on Serial-Parallel Architecture

Figure 14

Proposed serial-parallel architecture for 3-qubit QFT. The multipliers shown in this diagram represent the multiplication of input complex number with constant .