An FPGA-Based Quantum Computing Emulation Framework Based on Serial-Parallel Architecture

Figure 18

Resource utilization and maximum operating frequency for different emulation architectures of QFT (based on 24-bit fixed point format).

(a) Logic element usage

(b) Register usage

(c) DSP block usage

(d) Maximum operating frequency