Table of Contents Author Guidelines Submit a Manuscript
International Journal of Reconfigurable Computing
Volume 2016, Article ID 9012909, 24 pages
http://dx.doi.org/10.1155/2016/9012909
Research Article

An Efficient Evolutionary Task Scheduling/Binding Framework for Reconfigurable Systems

School of Engineering and Computer Science, University of Guelph, Guelph, ON, Canada N1G 2W1

Received 13 September 2015; Revised 26 November 2015; Accepted 16 December 2015

Academic Editor: Nadia Nedjah

Copyright © 2016 A. Al-Wattar et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. K. Eguro, “Automated dynamic reconfiguration for high-performance regular expression searching,” in Proceedings of the International Conference on Field-Programmable Technology (FPT '09), pp. 455–459, IEEE, Sydney, Australia, December 2009. View at Publisher · View at Google Scholar · View at Scopus
  2. Xilinx, Partial Reconfiguration User Guide, UG702, Xilinx, 2010.
  3. M. Huang, V. K. Narayana, M. Bakhouya, J. Gaber, and T. El-Ghazawi, “Efficient mapping of task graphs onto reconfigurable hardware using architectural variants,” IEEE Transactions on Computers, vol. 61, no. 9, pp. 1354–1360, 2012. View at Publisher · View at Google Scholar · View at MathSciNet · View at Scopus
  4. M. Huang, V. K. Narayana, and T. El-Ghazawi, “Efficient mapping of hardware tasks on reconfigurable computers using libraries of architecture variants,” in Proceedings of the 17th IEEE Symposium on Field Programmable Custom Computing Machines (FCCM '09), pp. 247–250, IEEE, Napa, Calif, USA, April 2009. View at Publisher · View at Google Scholar · View at Scopus
  5. S. Hauck and A. Dehon, Reconfigurable Computing: The Theory and Practice of FPGA-Based Computation, Morgan Kaufmann, Amsterdam, The Netherlands, 2008.
  6. P.-A. Hsiung, M. D. Santambrogio, and C.-H. Huang, Reconfigurable System Design and Verification, CRC Press, Boca Raton, Fla, USA, 2009.
  7. A. Al-Wattar, S. Areibi, and F. Saffih, “Efficient on-line hardware/software task scheduling for dynamic run-time reconfigurable systems,” in Proceedings of the IEEE Reconfigurable Architectures Workshop (RAW '12), pp. 401–406, IEEE, Shanghai, China, May 2012. View at Publisher · View at Google Scholar · View at Scopus
  8. A. Al-Wattar, S. Areibi, and G. Grewal, “Efficient mapping and allocation of execution units to task graphs using an evolutionary framework,” in Proceedings of the International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies (HEART '15), Boston, Mass, USA, June 2015.
  9. A. Al-wattar, S. Areibi, and G. Grewal, “Rcsimulator, a simulator for reconfigurable operating systems,” 2015, https://github.com/Aalwattar/rcSimulator.
  10. “Island based genetic algorithm for task allocation,” 2015, https://github.com/Aalwattar/GA-Allocation.
  11. H. Walder and M. Platzner, “A runtime environment for reconfigurable hardware operating systems,” in Field Programmable Logic and Application, pp. 831–835, Springer, Berlin, Germany, 2004. View at Publisher · View at Google Scholar
  12. “Reconfigurable hardware operating systems: from design concepts to realizations,” in Proceedings of the 3rd International Conference on Engineering of Reconfigurable Systems and Architectures (ERSA '03), pp. 284–287, CSREA Press, 2003.
  13. R. Pellizzoni and M. Caccamo, “Real-time management of hardware and software tasks for FPGA-based embedded systems,” IEEE Transactions on Computers, vol. 56, no. 12, pp. 1666–1680, 2007. View at Publisher · View at Google Scholar · View at MathSciNet · View at Scopus
  14. F. Ghaffari, B. Miramond, and F. Verdier, “Run-time HW/SW scheduling of data flow applications on reconfigurable architectures,” EURASIP Journal on Embedded Systems, vol. 2009, Article ID 976296, p. 3, 2009. View at Publisher · View at Google Scholar · View at Scopus
  15. J. A. Clemente, C. González, J. Resano, and D. Mozos, “A task graph execution manager for reconfigurable multi-tasking systems,” Microprocessors and Microsystems, vol. 34, no. 2–4, pp. 73–83, 2010. View at Publisher · View at Google Scholar · View at Scopus
  16. D. Göhringer, M. Hübner, E. Nguepi Zeutebouo, and J. Becker, “Operating system for runtime reconfigurable multiprocessor systems,” International Journal of Reconfigurable Computing, vol. 2011, Article ID 121353, 16 pages, 2011. View at Publisher · View at Google Scholar · View at Scopus
  17. D. Göhringer and J. Becker, “High performance reconfigurable multi-processor-based computing on FPGAs,” in Proceedings of the IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW '10), pp. 1–4, IEEE, Atlanta, Ga, USA, April 2010. View at Publisher · View at Google Scholar · View at Scopus
  18. T.-M. Lee, J. Henkel, and W. Wolf, “Dynamic runtime re-scheduling allowing multiple implementations of a task for platform-based designs,” in Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, pp. 296–301, Paris, France, March 2002. View at Publisher · View at Google Scholar · View at Scopus
  19. W. Fu and K. Compton, “An execution environment for reconfigurable computing,” in Proceedings of the 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM '05), pp. 149–158, IEEE, April 2005. View at Publisher · View at Google Scholar · View at Scopus
  20. B. Mei, P. Schaumont, and S. Vernalde, “A hardware-software partitioning and scheduling algorithm for dynamically reconfigurable embedded systems,” in Proceedings of the Workshop on Circuits Systems and Signal Processing (ProRISC '00), Veldhoven, The Netherlands, November-December 2000.
  21. J. Wang and S. M. Loo, “Case study of finite resource optimization in fpga using genetic algorithm,” International Journal of Computer Applications, vol. 17, no. 2, pp. 95–101, 2010. View at Google Scholar
  22. Y. Qu, J.-P. Soininen, and J. Nurmi, “A genetic algorithm for scheduling tasks onto dynamically reconfigurable hardware,” in Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS '07), pp. 161–164, Napa, Calif, USA, May 2007. View at Scopus
  23. R. Chen, P. R. Lewis, and X. Yao, “Temperature management for heterogeneous multi-core FPGAs using adaptive evolutionary multi-objective approaches,” in Proceedings of the IEEE International Conference on Evolvable Systems (ICES '14), pp. 101–108, IEEE, Orlando, Fla, USA, December 2014. View at Publisher · View at Google Scholar
  24. A. Elhossini, S. Areibi, and R. Dony, “Strength pareto particle swarm optimization and hybrid EA-PSO for multi-objective optimization,” Evolutionary Computation, vol. 18, no. 1, pp. 127–156, 2010. View at Publisher · View at Google Scholar · View at Scopus
  25. D. Cordeiro, G. Mounié, S. Perarnau, D. Trystram, J.-M. Vincent, and F. Wagner, “Random graph generation for scheduling simulations,” in Proceedings of the 3rd International ICST Conference on Simulation Tools and Techniques, SIMUTools '10, pp. 60.1–60.10, Institute for Computer Sciences, Social-Informatics and Telecommunications Engineering (ICST), Brussels, Belgium, 2010. View at Google Scholar
  26. U. Electrical & Computer Engineering Department at the UCSB, “Express benchmarks,” 2015, http://express.ece.ucsb.edu/benchmark/.
  27. A. Bilgin and J. Ellson, “Dot (graph description language),” 2008, http://www.graphviz.org/Documentation.php.
  28. G. A. Vera, D. Llamocca, M. S. Pattichis, and J. Lyke, “A dynamically reconfigurable computing model for video processing applications,” in Proceedings of the 43rd Asilomar Conference on Signals, Systems and Computers, pp. 327–331, IEEE, Pacific Grove, Calif, USA, November 2009. View at Publisher · View at Google Scholar · View at Scopus
  29. L. Cai, S. Huang, Z. Lou, and H. Peng, “Measurement method of the system reconfigurability,” Journal of Communications and Information Sciences, vol. 3, no. 3, pp. 1–13, 2013. View at Google Scholar
  30. J. A. Clemente, J. Resano, C. González, and D. Mozos, “A Hardware implementation of a run-time scheduler for reconfigurable systems,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 19, no. 7, pp. 1263–1276, 2011. View at Publisher · View at Google Scholar · View at Scopus
  31. C. Steiger, H. Walder, and M. Platzner, “Heuristics for online scheduling real-time tasks to partially reconfigurable devices,” in Field-Programmable Logic and Applications: 13th International Conference, FPL 2003, Lisbon, Portugal, September 1–3, 2003: Proceedings, vol. 2778 of Lecture Notes in Computer Science, pp. 575–584, Springer, Berlin, Germany, 2003. View at Publisher · View at Google Scholar
  32. Y.-H. Chen and P.-A. Hsiung, “Hardware task scheduling and placement in operating systems for dynamically reconfigurable SoC,” in Embedded and Ubiquitous Computing—EUC 2005, vol. 3824, pp. 489–498, Springer, Berlin, Germany, 2005. View at Publisher · View at Google Scholar
  33. F. Redaelli, M. D. Santambrogio, and S. O. Memik, “An ILP formulation for the task graph scheduling problem tailored to bi dimensional reconfigurable architectures,” in Proceedings of the International Conference on Reconfigurable Computing and FPGAs (ReConFig '08), pp. 97–102, Cancun, Mexico, December 2008. View at Publisher · View at Google Scholar
  34. F. Redaelli, M. D. Santambrogio, and D. Sciuto, “Task scheduling with configuration prefetching and anti-fragmentation techniques on dynamically reconfigurable systems,” in Proceedings of the Design, Automation and Test in Europe (DATE '08), pp. 519–522, Munich, Germany, March 2008. View at Publisher · View at Google Scholar · View at Scopus
  35. Xilinx Inc, Xpower Estimator User Guide, Xilinx Inc, 2010.