Research Article

Efficient Realization of BCD Multipliers Using FPGAs

Figure 10

The final addition for a BCD multiplier.