Efficient Realization of BCD Multipliers Using FPGAs

Figure 11

4-stage pipelined BCD multiplier.