(a) Total delay
(b) Clock cycle
(c) Number of LUTs used
Figure 13: Implementation results using Virtex-5 FPGA.