Efficient Realization of BCD Multipliers Using FPGAs

Figure 13

Implementation results using Virtex-5 FPGA.

(a) Total delay

(b) Clock cycle

(c) Number of LUTs used