Efficient Realization of BCD Multipliers Using FPGAs

Figure 4

Block diagram of the proposed BDC-based BCD multiplier.