Figure 8: Partial product reduction for a 4 × 4-digit BCD multiplier.