International Journal of Reconfigurable Computing

Research Article

Efficient Realization of BCD Multipliers Using FPGAs

Figure 8

Partial product reduction for a 4 × 4-digit BCD multiplier.