Efficient Realization of BCD Multipliers Using FPGAs

Figure 9

Partial product reduction for a 16 × 16-digit BCD multiplier.

(a)

(b)

(c)