(a)
(b)
(c)
Figure 9: Partial product reduction for a 16 × 16-digit BCD multiplier.