Efficient Realization of BCD Multipliers Using FPGAs

Table 2

Comparison of the implementation results for the BCD adders.

Improved 6-LUT		Reference [19]
Delay (ns)	LUTs	Delay (ns)	LUTs
1.372	10	1.397	10