(a) Piece A
(b) Piece C
(c) Fabrication time for each of the tested pieces
Figure 14: ((a) and (b)) Two examples of pieces used to test the capabilities of the proposed solution. (c) Deposition times for three pieces using the SoC FPGA-based solution, the MCU-based solution, and the original PLC-based solution.