FPGA-Based Channel Coding Architectures for 5G Wireless Using High-Level Synthesis

Figure 14

RTL block diagram: realization of an example of protocol-sensitive subsystem using HDL.