Figure 13: Process of configuring a DSP core.