Figure 30: A high-level synthesis design flow for SDR.