Table of Contents Author Guidelines Submit a Manuscript
International Journal of Reconfigurable Computing
Volume 2017, Article ID 3925961, 28 pages
https://doi.org/10.1155/2017/3925961
Research Article

Software-Defined Radio FPGA Cores: Building towards a Domain-Specific Language

1Department of Electrical Engineering, University of Cape Town, Software Defined Radio Group, Rondebosch, Cape Town 7701, South Africa
2Department of Electrical Engineering, University of Cape Town, Radar Remote Sensing Group, Rondebosch, Cape Town 7701, South Africa

Correspondence should be addressed to Lekhobola Tsoeunyane; moc.liamg@alobohkel

Received 9 December 2016; Revised 7 April 2017; Accepted 16 April 2017; Published 17 July 2017

Academic Editor: Michael Hübner

Copyright © 2017 Lekhobola Tsoeunyane et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. K. Tan, H. Liu, J. Zhang, Y. Zhang, J. Fang, and G. M. Voelker, “Sora: High-performance software radio using general-purpose multi-core processors,” Communications of the ACM, vol. 54, no. 1, pp. 99–107, 2011. View at Publisher · View at Google Scholar · View at Scopus
  2. E. Blossom, “Gnu radio: tools for exploring the radio frequency spectrum,” Linux journal, vol. 2004, no. 122, 4 pages, 2004. View at Google Scholar
  3. A. Haghighat, “A review on essentials and technical challenges of software defined radio,” in Proceedings of MILCOM 2002, vol. 1, pp. 377–382, 2002. View at Scopus
  4. S. Winberg, A. Langman, and S. Scott, “The RHINO platform - charging towards innovation and skills development in Software Defined Radio,” in Proceedings of the Annual Conference of the South African Institute of Computer Scientists and Information Technologists (SAICSIT '11), pp. 334–337, October 2011. View at Publisher · View at Google Scholar · View at Scopus
  5. J. Gao, “10_100_1000 Mbps Tri-mode ethernet MAC specification,” OpenCores, 2006. View at Google Scholar
  6. W. H. W. Tuttlebee, “Software-defined radio: Facets of a developing technology,” IEEE Personal Communications, vol. 6, no. 2, pp. 38–44, 1999. View at Publisher · View at Google Scholar · View at Scopus
  7. J. Ghetie, “Fixed wireless and cellular mobile convergence: technologies, solutions, services,” in Proceedings of the 9th International Conference on Telecommunications (ConTel '07), p. 343, 2007. View at Publisher · View at Google Scholar
  8. C. E. Caicedo and P. D. Student, Software defined radio and software radio technology: Concepts and application, Department of Information Science and Telecommunications University of Pittsburgh, 2007.
  9. A. C. Tribble, “The software defined radio: fact and fiction,” in Proceedings of the IEEE Radio and Wireless Symposium (RWS '08), pp. 5–8, January 2008. View at Publisher · View at Google Scholar · View at Scopus
  10. T. J. Rouphael, RF and digital signal processing for software-defined radio: a multi-standard multi-mode approach, Newnes, 2009.
  11. O. Romain and B. Denby, “Prototype of a software-defined broadcast media indexing engine,” in Proceedings of the IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP '07), pp. II813–II816, April 2007. View at Publisher · View at Google Scholar · View at Scopus
  12. S. J. Olivieri, J. Aarestad, L. H. Pollard, A. M. Wyglinski, C. Kief, and R. S. Erwin, “Modular FPGA-based software defined radio for CubeSats,” in Proceedings of the IEEE International Conference on Communications (ICC '12), pp. 3229–3233, June 2012. View at Publisher · View at Google Scholar · View at Scopus
  13. A. Azarian and M. Ahmadi, “Reconfigurable computing architecture: survey and introduction,” in Proceedings of the 2nd IEEE International Conference on Computer Science and Information Technology (ICCSIT '09), pp. 269–274, August 2009. View at Publisher · View at Google Scholar · View at Scopus
  14. R. Woods, J. McAllister, G. Lightboy, and Y. Yi, FPGA-based Implementation of Complex Signal Processing Systems, John Wiley and Sons, 2008.
  15. R. Saleh, S. Wilton, S. Mirabbasi et al., “System-on-chip: Reuse and integration,” Proceedings of the IEEE, vol. 94, no. 6, pp. 1050–1068, 2006. View at Publisher · View at Google Scholar · View at Scopus
  16. J. C. G. Pimentel and H. Le-Huy, “A vhdl library of ip cores for power drive and motion control applications,” in Proceedings of the Electrical and Computer Engineering, Canadian Conference, vol. 1, pp. 184–188, 2000. View at Scopus
  17. A. Parsons, D. Backer, C. Chang et al., “A new approach to radio astronomy signal processing: Packet switched, fpga-based, upgradeable, modular hardware and reusable, platform-independent signal processing libraries,” in Proceedings of the 30th General Assembly of the International Union of Radio Science, pp. 4–7, 2006. View at Publisher · View at Google Scholar
  18. F. Fang, J. Hoe, M. Pueschel, S. Misra, C.-M. U. P. P. D. ELECTRICAL, and C. ENGINEERING., Generation of Custom DSP Transform IP Cores: Case Study Walsh-Hadamard Transform, Defense Technical Information Center, 2002.
  19. J. Gaisler, “A dual-use open-source vhdl ip library,” in Proceedings of the MAPLD International Conference, pp. 8–10, 2004.
  20. A. López-Parrado and J.-C. Valderrama-Cuervo, “OpenRISC-based system-on-chip for digital signal processing,” in Proceedings of the 19th Symposium on Image, Signal Processing and Artificial Vision (STSIVA '14), pp. 1–5, September 2014. View at Publisher · View at Google Scholar · View at Scopus
  21. W. T. Padgett and D. V. Anderson, “Fixed-point signal processing,” Synthesis Lectures on Signal Processing, vol. 9, pp. 1–129, 2009. View at Publisher · View at Google Scholar · View at Scopus
  22. U. Meyer-Baese and U. Meyer-Baese, Digital signal processing with field programmable gate arrays, vol. 65, Springer, 2007. View at Publisher · View at Google Scholar · View at MathSciNet
  23. mikroelectronika, “Chapter 2: Fir filters - digital filter design,” http://www.mikroe.com/chapters/view/72/chapter-2-fir-filters/.
  24. S. He and M. Torkelson, “A new approach to pipeline fft processor,” in Proceedings of the 10th International on Parallel Processing Symposium (IPPS '96), pp. 766–770, April 1996. View at Publisher · View at Google Scholar
  25. A. Saeed, M. Elbably, G. Abdelfadeel, and M. I. Eladawy, “Efficient fpga implementation of fft/ifft processor,” in Proceedings of the International Journal of Circuits, vol. 3, pp. 103–110, 2009.
  26. I. LogiCORE, fast fourier transform, vol. 8, INTECH, 2012. View at Publisher · View at Google Scholar
  27. S.-M. Tseng, J.-C. Yu, and Z.-H. Lin, “Software digital-down-converter design and optimization for dvb-t systems,” ResearchGate, pp. 57–61, 2012. View at Google Scholar
  28. 4DSP, “FMC150 User Manual,” 2013.
  29. N. Alachiotis, S. A. Berger, and A. Stamatakis, “Efficient PC-FPGA communication over Gigabit Ethernet,” in Proceedings of the 10th IEEE International Conference on Computer and Information Technology, CIT-2010, 7th IEEE International Conference on Embedded Software and Systems, ICESS-2010 and 10th IEEE International Confernce Scalable Computing and Communications (ScalCom '10), pp. 1727–1734, July 2010. View at Publisher · View at Google Scholar · View at Scopus
  30. I. LogiCORE, Tri-mode ethernet mac v4. 5 user guide, XILINX Inc, 2011.
  31. M. R. Mahmoodi, S. M. Sayedi, and B. Mahmoodi, “Reconfigurable hardware implementation of gigabit UDP/IP stack based on spartan-6 FPGA,” in Proceedings of the 6th International Conference on Information Technology and Electrical Engineering (ICITEE '14), October 2014. View at Publisher · View at Google Scholar · View at Scopus
  32. N. Alachiotis, S. A. Berger, and A. Stamatakis, “A versatile udp/ip based pc-fpga communication platform,” in Proceedings of the International Conference on Reconfigurable Computing and FPGAs (ReConFig '12), pp. 1–6, December 2012. View at Publisher · View at Google Scholar · View at Scopus
  33. M. Inggs, G. Inggs, A. Langman, and S. Scott, “Growing horns: applying the Rhino software defined radio system to radar,” in Proceedings of the 2011 IEEE Radar Conference: In the Eye of the Storm (RadarCon '11), pp. 951–955, May 2011. View at Publisher · View at Google Scholar · View at Scopus
  34. H. K.-H. So, A. Tkachenko, and R. Brodersen, “A unified hardware/software runtime environment for FPGA-based reconfigurable computers using BORPH,” in Proceedings of the 4th International Conference on Hardware Software Codesign and System Synthesis (CODES+ISSS '06), pp. 259–264, October 2006. View at Publisher · View at Google Scholar · View at Scopus
  35. S. Scott, Rhino: Reconfigurable hardware interface for computation and radio [M.S. thesis], University Of Cape Town, 2011.
  36. B. K. Huang, R. G. L. Vann, S. Freethy et al., “FPGA-based embedded Linux technology in fusion: The MAST microwave imaging system,” Fusion Engineering and Design, vol. 87, no. 12, pp. 2106–2111, 2012. View at Publisher · View at Google Scholar · View at Scopus
  37. R. G. Vaughan, N. L. Scott, and D. R. White, “The theory of bandpass sampling,” IEEE Transactions on Signal Processing, vol. 39, no. 9, pp. 1973–1984, 1991. View at Publisher · View at Google Scholar · View at Scopus
  38. Altera, “Understanding CIC Compensation Filters,” apn455, 2007.
  39. D. G. Messerschmitt, “Static Scheduling of Synchronous Data Flow Programs for Digital Signal Processing Edward Ashford Lee,” IEEE Transactions on Computers, vol. C-36, no. 1, pp. 24–35, 1987. View at Publisher · View at Google Scholar · View at Scopus
  40. J. Eker, J. W. Janneck, E. A. Lee et al., “Taming heterogeneity—the ptolemy approach,” Proceedings of the IEEE, vol. 91, no. 1, pp. 127–143, 2003. View at Publisher · View at Google Scholar · View at Scopus
  41. H. A. Andrade and S. Kovner, “Software synthesis from dataflow models for g and labview,” in Proceedings of the IEEE Asilomar Conference on Signals, Systems, and Computers, pp. 1705–1709, 1998. View at Scopus
  42. T. E. Dwan and T. E. Bechert, “Introducing simulink into a systems engineering curriculum,” in Proceedings of the 23rd Annual Conference on Frontiers in Education: Engineering Education: Renewing America's Technology, pp. 627–631, November 1993. View at Publisher · View at Google Scholar · View at Scopus
  43. K. J. Brown, A. K. Sujeeth, H. J. Lee et al., “A heterogeneous parallel framework for domain-specific languages,” in Proceedings of the 20th International Conference on Parallel Architectures and Compilation Techniques (PACT '11), pp. 89–100, October 2011. View at Publisher · View at Google Scholar · View at Scopus
  44. D. Koeplinger, R. Prabhakar, Y. Zhang, C. Delimitrou, C. Kozyrakis, and K. Olukotun, “Automatic generation of efficient accelerators for reconfigurable hardware,” in Proceedings of the 43rd International Symposium on Computer Architecture (ISCA '16), pp. 115–127, June 2016. View at Publisher · View at Google Scholar · View at Scopus
  45. R. Prabhakar, D. Koeplinger, K. J. Brown et al., “Generating configurable hardware from parallel patterns,” in Proceedings of the 21st International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS '16), pp. 651–665, ACM, New York, NY, USA, April 2016. View at Publisher · View at Google Scholar · View at Scopus
  46. C. Hsu, F. Keceli, M. Ko, S. Shahparnia, and S. S. Bhattacharyya, “DIF: an interchange format for dataflow-based design tools,” in Computer Systems: Architectures, Modeling, and Simulation, vol. 3133 of Lecture Notes in Computer Science, pp. 423–432, Springer, Berlin, Germany, 2004. View at Publisher · View at Google Scholar
  47. C. Pohl, C. Paiz, and M. Porrmann, “vmagic-automatic code generation for vhdl,” International Journal of Reconfigurable Computing, vol. 2009, pp. 1–9, 2009. View at Publisher · View at Google Scholar