A High-Level Synthesis Scheduling and Binding Heuristic for FPGA Fault Tolerance

Figure 3

Illustrations of the DFG’s time frames after a tentative assignment of operation A.