Figure 8: Architecture of the proposed FPGA accelerator. Iteration-parallel computation is achieved by processing iterations in parallel.