International Journal of Reconfigurable Computing / 2017 / Article / Tab 1

Research Article

Exploring Shared SRAM Tables in FPGAs for Larger LUTs and Higher Degree of Sharing

Table 1

Architecture file parameters.

Parameter Value

RMinWidth NMOS 2800
Switch block type Wilton
Switch type MUX
Segment length 4
RMinWidthPMOS 7077
Fs 3
Switch delay 103 ps
Segment type Unidir.

We are committed to sharing findings related to COVID-19 as quickly as possible. We will be providing unlimited waivers of publication charges for accepted research articles as well as case reports and case series related to COVID-19. Review articles are excluded from this waiver policy. Sign up here as a reviewer to help fast-track new submissions.