Research Article
Toward the Implementation of an ASIC-Like System on FPGA for Real-Time Video Processing with Power Reduction
Algorithm 1
Voltage scaling algorithm.
Inputs: , , st; | Begin | Identify voltage bounds for the target block; | Do | ; | Test performance; | if test failed | ; | Break; | End if | While | End |
|