Toward the Implementation of an ASIC-Like System on FPGA for Real-Time Video Processing with Power Reduction

Figure 5

Voltage scaling results on different rails.

(a) rail

(b) rail

(c) rail

(d) rail