Exploiting Partial Reconfiguration through PCIe for a Microphone Array Network Emulator

Figure 9

FPGA floorplanning when all nodes have their subarrays active. The four reconfigurable partitions of the are framed into white boxes.