Figure 3: Block diagram of the proposed FPGA architecture for BSS.