Research Article
AsyncBTree: Revisiting Binary Tree Topology for Efficient FPGA-Based NoC Implementation
Figure 2
(a) A binary tree topology utilizing switches operating at different clock frequencies. (b) The tree as an H-tree for better floorplanning on the FPGA.
(a) |
(b) |