Automatic Pipelining and Vectorization of Scientific Code for FPGAs

Figure 8

Resource usage for various OpenCL-HDL hybrid vectorized versions, normalized against resource usage for nonvectorized OpenCL baseline for the first example.