A Methodology for an FPGA Implementation of a Programmable Logic Controller to Control an Atomic Layer Deposition System

Figure 2

An image of our ALD system (a), schematic with valves and sensors (b), and corresponding signals as a general-purpose I/O pin layout (c).

(a)

(b)

(c)