A Methodology for an FPGA Implementation of a Programmable Logic Controller to Control an Atomic Layer Deposition System

Figure 3

A timing diagram of the valve signals for our ALD system.