A Methodology for an FPGA Implementation of a Programmable Logic Controller to Control an Atomic Layer Deposition System

Figure 6

Verilog assignment statement created from the intermediate data structure.