High-Gain Power-Efficient Front- and Back-End Designs for a 90 nm Transmit-Reference Receiver
Figure 3
(a) Functional block diagram of the proposed back-end section (schematics of its different parts are shown in the subfigures) (b) window decision circuit (c) multiplication factor control block (d) bias circuits for gate and reference voltages (e) output logic section.
