Table of Contents Author Guidelines Submit a Manuscript
Journal of Applied Mathematics
Volume 2013, Article ID 721624, 9 pages
http://dx.doi.org/10.1155/2013/721624
Research Article

Component-Based Formal Modeling of PLC Systems

1College of Information Engineering, Capital Normal University, Beijing 100048, China
2National Lab for ISAT, Beijing 100048, China
3College of Information Science and Technology, Beijing University of Chemical Technology, Beijing 100029, China

Received 8 February 2013; Accepted 27 February 2013

Academic Editor: Xiaoyu Song

Copyright © 2013 Rui Wang et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. E. M. Clarke and O. Grumberg, Model Checking, The MIT Press, Cambridge, Mass, USA, 1999. View at Zentralblatt MATH
  2. International Electrotechnical Commisson, Techincal Committee No 65, Programmable Controller-Programming Languages, IEC 61131-3, 2nd edition, comminttee draft, 1998.
  3. G. Canet, S. Couffin, J. J. Lesage, A. Petit, and P. Schnoebelen, “Towards the automatic verification of PLC programs written in Instruction List,” in Proceedings of the IEEE International Conference on Systems, Man and Cybernetics, pp. 2449–2454, October 2000. View at Scopus
  4. R. Huuck, “Semantics and analysis of instruction list programs,” Electronic Notes in Theoretical Computer Science, vol. 115, pp. 3–18, 2005. View at Publisher · View at Google Scholar · View at Scopus
  5. K. Loeis, M. B. Younis, and G. Frey, “Application of symbolic and bounded model checking to the verification of logic control systems,” in Proceedings of the 10th IEEE International Conference on Emerging Technologies and Factory Automation (ETFA '05), vol. 1, pp. 247–250, Catania, Italy, September 2005. View at Scopus
  6. M. B. Younis and G. Frey, “Formalization of PLC programs to sustain reliability,” in Proceedings of the IEEE Conference on Robotics, Automation and Mechatronics (RAM '04), pp. 613–618, Singapore, December 2004. View at Scopus
  7. M. B. Younis and G. Frey, “Visualization of PLC programs using XML,” in Proceedings of the American Control Conference (AAC '04), pp. 3082–3087, Boston, Mass, USA, July 2004. View at Scopus
  8. H. X. Willems, “Compact Timed Automata for PLC Program,” Tech. Rep., University of Nijmegen, 1999. View at Google Scholar
  9. http://www.uppaal.com/.
  10. M. Heiner and T. Menzel, “A petri net semantics for the PLC language instruction list,” in Proceedings of the IEE Workshop on Discrete Event Systems, pp. 161–166, 1998.
  11. T. Mertke and G. Frey, “Formal verification of PLC-programs generated from Signal Interpreted Petri Nets,” in Proceedings of the IEEE International Conference on Systems, Man and Cybernetics, pp. 2700–2705, usa, October 2001. View at Scopus
  12. X. Weng and L. Litz, “Verification of logic control design using SIPN and model checking—methods and case study,” in Proceedings of the Americal Control Conference, pp. 4072–4076, June 2000. View at Scopus
  13. A. Basu, M. Bozga, and J. Sifakis, “Modeling heterogeneous real-time components in BIP,” in Proceedings of the 4th IEEE International Conference on Software Engineering and Formal Methods (SEFM '06), IEEE Computer Society, 2006.
  14. A. Basu, B. Bensalem, M. Bozga et al., “Rigorous component-based system design using the BIP framework,” IEEE Software, vol. 28, no. 3, pp. 41–48, 2011. View at Publisher · View at Google Scholar · View at Scopus
  15. “The BIP Toolset,” http://www-verimag.imag.fr/Rigorous-Design-of-Component-Based.html.
  16. M. Bozga, M. Jaber, and J. Sifakis, “Source-to-source architecture transformation for performance optimization in BIP,” IEEE Transactions on Industrial Informatics, vol. 6, no. 4, pp. 708–718, 2010. View at Publisher · View at Google Scholar · View at Scopus
  17. B. Bonakdarpour, M. Bozga, M. Jaber, J. Quilbeuf, and J. Sifakis, “From high-level component-based models to distributed implementations,” in Proceedings of the 10th ACM International Conference on Embedded Software (EMSOFT '10), pp. 209–218, October 2010. View at Publisher · View at Google Scholar · View at Scopus
  18. S. Bensalem, M. Bozga, T. H. Nguyen, and J. Sifakis, “D-finder: a tool for compositional deadlock detection and verification,” in Proceedings of the 21st International Conference on Computer Aided Verification (CAV '09), pp. 614–619, 2009. View at Publisher · View at Google Scholar · View at Scopus
  19. A. Mader and H. Wupper, “Timed automaton models for simple programmable logic controllers,” in Proceedings of the 11th Euromicro Conference on Real-Time Systems, pp. 106–113, 1999.