Research Article

Groebner Bases Based Verification Solution for SystemVerilog Concurrent Assertions

Figure 1

Synchronous digital circuits model.
194574.fig.001