Table of Contents Author Guidelines Submit a Manuscript
Journal of Computer Networks and Communications
Volume 2011, Article ID 405697, 6 pages
Research Article

Novel NoC Topology Construction for High-Performance Communications

1Department of Computer Science and Engineering, Rajalakshmi Engineering College, Thandalam Chennai 602 105, India
2Department of Computer Science and Engineering, R.M.K Engineering College, Chennai 600 040, India

Received 12 November 2010; Accepted 7 March 2011

Academic Editor: Youyun Xu

Copyright © 2011 P. Ezhumalai et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. M. A. J. Jamali and A. khademzadeh, “MinRoot and CMesh: interconnection architectures for network-on-chip systems,” World Academy of Science, Engineering and Technology, vol. 54, pp. 354–359, 2009. View at Google Scholar
  2. P. Ezhumalai, S. Aravind, and D. Sridharan, “A survey of architectural design and analysis of network on chip systems,” in Proceedings of the International conference on Signals, Systems and Communication, pp. 87–91, College of Engineering Guindy campus, Anna University Chennai, December 2009.
  3. Z. Marrakchi, H. Mrabet, U. Farooq, and H. Mehrez, “FPGA interconnect topologies exploration,” International Journal of Reconfigurable Computing, vol. 2009, Article ID 259837, 13 pages, 2009. View at Google Scholar
  4. S. Yan and B. Lin, “Custom networks-on-chip architectures with multicast routing,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 17, no. 3, pp. 342–355, 2009. View at Publisher · View at Google Scholar
  5. P. Ezhumalai, C. Arun, and S. Manoj Kumar, “Design and simulation network on chip of switch and buffer,” International Journal of Electronic & Communication Engineering. In press.
  6. L. Zhang, H. Chen, B. Yao, K. Hamilton, and C. K. Cheng, “Repeated on-chip interconnect analysis and evaluation of delay, power, and bandwidth metrics under different design goals,” in Proceedings of the 8th International Symposium on Quality Electronic Design (ISQED '07), pp. 251–256, March 2007. View at Publisher · View at Google Scholar