Table of Contents Author Guidelines Submit a Manuscript
Journal of Computer Networks and Communications
Volume 2011 (2011), Article ID 723102, 12 pages
Research Article

Performance Analysis of Multilayered Multipriority Asymmetric-Sized Delta Networks

1Department of Computer Science and Technology, Faculty of Sciences and Technology, University of Peloponnese, GR-221 00 Tripolis, Greece
2Network Operations Center, Technological Educational Institute of Epirus, 47100 Arta, Greece

Received 28 March 2011; Revised 21 June 2011; Accepted 6 July 2011

Academic Editor: Jun Cai

Copyright © 2011 D. C. Vasiliadis et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. OECD, “Convergence and Next Generation Networks,” 2007,
  2. G. F. Goke and G. J. Lipovski, “Banyan networks for partitioning multiprocessor systems,” in Proceedings of the 1st Annual Symposium on Computer Architecture, pp. 21–28, 1973.
  3. J. H. Patel, “Processor-memory interconnections for mutliprocessors,” in Proceedings of the 6th Annual Symposium on Computer Architecture, pp. 168–177, New York, NY, USA, 1979.
  4. D. A. Lawrie, “Access and alignment of data in an array processor,” IEEE Transactions on Computers, vol. 24, no. 12, pp. 1145–1155, 1975. View at Google Scholar
  5. G. B. Adams and H. J. Siegel, “The extra stage cube: a fault-tolerant interconnection network for supersystems,” IEEE Transactions on Computers, vol. C-31, no. 5, pp. 443–454, 1982. View at Publisher · View at Google Scholar
  6. Cisco Systems, 2004,
  7. CISCO Systems. Service Providers Worldwide Driving Video/IPTV with Cisco IP NGN, 2005.
  8. J. Garofalakis and E. Stergiou, “An approximate analytical performance model for multistage interconnection networks with backpressure blocking mechanism,” Journal of Communications (JCM), vol. 5, no. 3, pp. 247–261, 2010. View at Google Scholar
  9. J. Garofalakis and E. Stergiou, “An analytical performance model for multistage interconnection networks with blocking,” in Proceedings of the Communication Networks and Services Research Conference (CNSR '08), pp. 373–380, IEEE Press, New York, NY, USA, May 2008.
  10. T. H. Theimer, E. P. Rathgeb, and M. N. Huber, “Performance analysis of buffered banyan networks,” IEEE Transactions on Communications, vol. 39, no. 2, pp. 269–277, 1991. View at Google Scholar
  11. T. Lin and L. Kleinrock, “Performance analysis of finite-buffered multistage interconnection networks with a general traffic pattern,” in Proceedings of the 1991 ACM SIGMETRICS Conference on Measurement and Modeling of Computer Systems, pp. 68–78, San Diego, Calif, USA, 1991.
  12. W. R. Stevens, TCP/IP Illustrated, Vol 1. The Protocols, Addison-Wesley Publishing Company, Reading, Mass, USA, 10th edition, 1997.
  13. G. Shabtai, I. Cidon, and M. Sidi, “Two priority buffered multistage interconnection networks,” Journal of High Speed Networks, vol. 15, no. 2, pp. 131–155, 2006. View at Google Scholar · View at Scopus
  14. D. C. Vasiliadis, G. E. Rizos, C. Vassilakis, and E. Glavas, “Performance evaluation of two-priority network schema for single-buffered delta network,” in Proceedings of the 18th Annual IEEE International Symposium on Personal, Indoor and Mobile Radio Communications (PIMRC '07), 2007, article 4394153.
  15. M. Roughan, S. Sen, O. Spatscheck, and N. Duffield, “Class-of-service mapping for QoS: a statistical signature-based approach to IP traffic classification,” in Proceedings of the IMC '04, pp. 135–148, Taormina, Sicily, Italy, October 2004.
  16. D. C. Vasiliadis, G. E. Rizos, and C. Vassilakis, “Performance analysis of blocking banyan swithces,” in Proceedings of the IEEE-sponsored International Joint Conference on Telecommunications and Networking (CISSE '06), pp. 107–111, December 2006.
  17. D. C. Vasiliadis, G. E. Rizos, and C. Vassilakis, “Improving performance of finite-buffered blocking delta networks with 2-class priority routing through asymmetric-sized buffer queues,” in Proceedings of the 4th Advanced International Conference on Telecommunications (AICT '08), pp. 23–29, IEEE Press, New York, NY, USA, 2008.
  18. D. Tutsch and G. Hommel, “Multilayer multistage interconnection networks,” in Proceedings of the 2003 Design, Analysis, and Simulation of Distributed Systems (DASD '03), pp. 155–162, 2003.
  19. D. C. Vasiliadis, G. E. Rizos, and C. Vassilakis, “Performance study of multi-layered multistage interconnection networks under hotspot traffic conditions,” Journal of Computer Systems, Networks, and Communications, vol. 2010, Article ID 403056, 11 pages, 2010. View at Google Scholar
  20. C. Bauer, “Throughput and delay bounds for input buffered switches using maximal weight matching algorithms and a speedup of less than two,” Information Networking, LNCS, vol. 3090, pp. 658–668, 2004. View at Google Scholar
  21. Y. C. Jenq, “Performance analysis of a packet switch based on single-buffered banyan network,” IEEE Journal on Selected Areas in Communications, vol. 1, no. 6, pp. 1014–1021, 1983. View at Google Scholar
  22. Cisco Systems, Cisco MDS 9000 Family Fabric Manager Configuration Guide, Release 1.3, chapter 27, 2004,
  23. Hewlet-Packard, “HP ProLiant BL e-Class C-GbE Interconnect Switch User Guide,”
  24. Linksys, “Linksys SRW224P 24-port 10/100 + 2-port Gigabit Switch - WebView/PoE,”
  25. V. S. Frost and B. Melamed, “Traffic modeling for telecommunications networks,” IEEE Communications Magazine, pp. 70–81, 1994. View at Google Scholar