Table of Contents Author Guidelines Submit a Manuscript
Journal of Computer Networks and Communications
Volume 2014, Article ID 890354, 7 pages
http://dx.doi.org/10.1155/2014/890354
Research Article

Implementation of Special Function Unit for Vertex Shader Processor Using Hybrid Number System

VLSI Division, School of Electronics Engineering, VIT University, Vellore 632014, India

Received 28 May 2014; Revised 19 September 2014; Accepted 25 September 2014; Published 15 October 2014

Academic Editor: Lixin Gao

Copyright © 2014 Avni Agarwal et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. J. Nickolls and W. J. Dally, “The GPU computing era,” IEEE Mirco, vol. 30, no. 2, pp. 56–69, 2010. View at Publisher · View at Google Scholar
  2. “NVIDIA’s Next Generation CUDATM Compute Architecture: Kepler TM GK110,” white paper.
  3. B.-G. Nam, H. Kim, and H.-J. Yoo, “A low-power unified arithmetic unit for programmable handheld 3-D graphics systems,” IEEE Journal of Solid-State Circuits, vol. 42, no. 8, pp. 1767–1778, 2007. View at Publisher · View at Google Scholar · View at Scopus
  4. B.-G. Nam, H. Kim, and H.-J. Yoo, “Power and area-efficient unified computation of vector and elementary functions for handheld 3D graphics systems,” IEEE Transactions on Computers, vol. 57, no. 4, pp. 490–504, 2008. View at Publisher · View at Google Scholar · View at MathSciNet · View at Scopus
  5. B.-G. Nam and H.-J. Yoo, “An embedded stream processor core based on logarithmic arithmetic for a low-power 3-D graphics SoC,” IEEE Journal of Solid-State Circuits, vol. 44, no. 5, pp. 1554–1570, 2009. View at Publisher · View at Google Scholar · View at Scopus
  6. C.-H. Yu, K. Chung, D. Kim, S.-H. Kim, and L.-S. Kim, “A 186-Mvertices/s 161-mW floating-point vertex processor with optimized datapath and vertex caches,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 17, no. 10, pp. 1369–1382, 2009. View at Publisher · View at Google Scholar · View at Scopus
  7. S.-H. Kim, H.-Y. Kim, Y.-J. Kim, K. Chung, D. Kim, and L.-S. Kim, “A 116 fps/74 mW heterogeneous 3D-media processor for 3-D display applications,” IEEE Journal of Solid-State Circuits, vol. 45, no. 3, pp. 652–667, 2010. View at Publisher · View at Google Scholar · View at Scopus
  8. OpenGL ES Specification, 2014, http://www.khronos.org/opengles/.
  9. S.-F. Hsiao, C.-F. Chiu, and C.-S. Wen, “Design of a low-cost floating-point programmable vertex processor for mobile graphics applications based on hybrid number system,” in Proceedings of the IEEE International Conference on Integrated Circuit Design and Technology (ICICDT '11), May 2011. View at Publisher · View at Google Scholar · View at Scopus
  10. V. Carl Hamacher, Z. Vranesic, and S. Zaky, Computer Organization and Embedded System, TMH, 6th edition, 2012.
  11. E. L. Hall, D. D. Lynch, and S. J. Dwyer, “Generation of products and quotients using approximate binary logarithms for digital filtering applications,” IEEE Transactions on Computers, vol. 19, no. 2, pp. 97–105, 1970. View at Publisher · View at Google Scholar · View at Scopus