Scalable THz Network-On-Chip Architecture for Multichip Systems

Figure 11

The throughput of the proposed THz multichip system for the different number of chips.