Scalable THz Network-On-Chip Architecture for Multichip Systems

Figure 4

(a) The 3D pattern of the designed array factor. (b) The directivity of the designed array factor for azimuth angles.

(a)

(b)