Table of Contents Author Guidelines Submit a Manuscript
Journal of Engineering
Volume 2013, Article ID 307451, 6 pages
http://dx.doi.org/10.1155/2013/307451
Research Article

Impact of Split Gate in a Novel SOI MOSFET (SPG SOI) for Reduction of Short-Channel Effects: Analytical Modeling and Simulation

Electrical Engineering Department, Semnan University, Semnan, Iran

Received 6 October 2012; Revised 15 January 2013; Accepted 23 January 2013

Academic Editor: Daniela Munteanu

Copyright © 2013 Mohammad K. Anvarifard and Ali A. Orouji. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. T. Ohno, Y. Kado, M. Harada, and T. Tsuchiya, “Experimental 0.25-μm-gate fully depleted CMOS/SIMOX process using a new two-step LOCOS isolation technique,” IEEE Transactions on Electron Devices, vol. 42, no. 8, pp. 1481–1486, 1995. View at Publisher · View at Google Scholar · View at Scopus
  2. O. C. Adelmo, J. G. S. F. Sánchez, M. Juan, M. Slavica, and J. L. Juin, “A review of core compact models for undoped double-gate SOI MOSFETs,” IEEE Transactions on Electron Devices, vol. 54, no. 1, pp. 131–140, 2007. View at Publisher · View at Google Scholar · View at Scopus
  3. W. Long, H. Ou, J. M. Kuo, and K. K. Chin, “Dual material gate(DMG) field effect Transistor,” Transactions on Electron Devices, vol. 46, pp. 865–870, 1999. View at Google Scholar
  4. R. Granzner, F. Schwierz, and V. M. Polyakov, “An analytical model for the threshold voltage shift caused by two-dimensional quantum confinement in undoped multiple-gate MOSFETs,” IEEE Transactions on Electron Devices, vol. 54, no. 9, pp. 2562–2565, 2007. View at Publisher · View at Google Scholar · View at Scopus
  5. D. Hisamoto, W. C. Lee, J. Kedzierski et al., “FinFET-A selfaligned doublegate MOSFET scaleable to 20 nm,” Transactions on Electron Devices, vol. 47, pp. 2320–2325, 2000. View at Google Scholar
  6. R. H. Yan, A. Ourmazd, and K. F. Lee, “Scaling the Si MOSFET: from bulk to SOI to bulk,” IEEE Transactions on Electron Devices, vol. 39, no. 7, pp. 1704–1710, 1992. View at Publisher · View at Google Scholar · View at Scopus
  7. K. Suzuki and S. Pidin, “Short-channel single-gate SOI MOSFET model,” IEEE Transactions on Electron Devices, vol. 50, no. 5, pp. 1297–1305, 2003. View at Publisher · View at Google Scholar · View at Scopus
  8. J. P. Colinge, “Multiple-gate SOI MOSFETs,” Solid-State Electronics, vol. 48, no. 6, pp. 897–905, 2004. View at Publisher · View at Google Scholar · View at Scopus
  9. G. Katti, N. DasGupta, and A. DasGupta, “Threshold voltage model for mesa-isolated small geometry fully depleted SOI MOSFETs based on analytical solution OF 3-D poisson's equation,” IEEE Transactions on Electron Devices, vol. 51, no. 7, pp. 1169–1177, 2004. View at Publisher · View at Google Scholar · View at Scopus
  10. H. Kawaura, T. Sakamoto, T. Baba et al., “Transistor operation of 30-nm gate-length EJ-MOSFETs,” IEEE Electron Device Letters, vol. 19, no. 3, pp. 74–76, 1998. View at Google Scholar · View at Scopus
  11. S. Han, S. I. Chang, J. Lee, and H. Shin, “50 nm MOSFET with electrically induced source/drain (S/D) extensions,” IEEE Transactions on Electron Devices, vol. 48, no. 9, pp. 2058–2064, 2001. View at Publisher · View at Google Scholar · View at Scopus
  12. H. Noda, F. Murai, and S. I. Kimura, “Threshold voltage controlled 0.1-μm MOSFET utilizing inversion layer as extreme shallow source/drain,” in Proceedings of the IEEE International Electron Devices Meeting, pp. 123–126, December 1993. View at Scopus
  13. W. Xusheng, Z. Shendong, M. Chan, and P. Chan, “Design of Sub-50 nm ultrathin-body (UTB) SOI MOSFETs with raised S/D,” in Proceedings of the IEEE Conference on Electron Devices and Solid-State Circuits, pp. 251–254, 2003.
  14. A. Hartstein, N. F. Albert, A. A. Bright, S. B. Kaplan, B. Robinson, and J. A. Tornello, “A metal-oxide-semiconductor field-effect transistor with a 20-nm channel length,” Journal of Applied Physics, vol. 68, no. 5, pp. 2493–2495, 1990. View at Publisher · View at Google Scholar · View at Scopus
  15. H. S. Wong, “Experimental verification of the mechanism of hot-carrier induced photon emission in N-MOSFETs with a CCD gate structure,” in Proceedings of the International Electron Devices Meeting (IEDM '91), pp. 549–552, 1991.
  16. P. S. T. Chang, Y. Kohyama, M. Kakuma et al., “High performance deep submicron buried channel PMOSFET using P++ poly-Si spacer induced self-aligned ultra shallow junctions,” in Proceedings of the IEEE International Electron Devices Meeting (IEDM '92), pp. 905–908, 1992.
  17. M. J. Kumar and A. A. Orouji, “Two-dimensional analytical threshold voltage model of nanoscale fully depleted SOI MOSFET with electrically induced S/D extensions,” IEEE Transactions on Electron Devices, vol. 52, no. 7, pp. 1568–1575, 2005. View at Publisher · View at Google Scholar · View at Scopus
  18. M. J. Kumar and A. Chaudhry, “Two-dimensional analytical modeling of fully depleted DMG SOI MOSFET and evidence for diminished SCEs,” IEEE Transactions on Electron Devices, vol. 51, no. 4, pp. 569–574, 2004. View at Publisher · View at Google Scholar · View at Scopus
  19. S. E. Hosseini, “Split gate SOI MOSFET with drain dependent bias for short channel effects reduction,” in Proceedings of the International Conference on Signal Processing Systems (ICSPS '09), pp. 863–865, May 2009. View at Publisher · View at Google Scholar · View at Scopus
  20. Q. Jiang, M. Wang, and X. Chen, “A high-speed deep-trench MOSFET with a self-biased split gate,” IEEE Transactions on Electron Devices, vol. 57, no. 8, pp. 1972–1977, 2010. View at Publisher · View at Google Scholar · View at Scopus
  21. J. Yuan and J. C. S. Woo, “A novel split-gate MOSFET design realized by a fully silicided gate process for the improvement of transconductance and output resistance,” IEEE Electron Device Letters, vol. 26, no. 11, pp. 829–831, 2005. View at Publisher · View at Google Scholar · View at Scopus
  22. Device Simulator ATLAS, Silvaco, Sanata Clara, Calif, USA, 2012.
  23. K. K. Young, “Short-channel effect in fully depleted SOI MOSFET's,” IEEE Transactions on Electron Devices, vol. 36, no. 2, pp. 399–402, 1989. View at Publisher · View at Google Scholar · View at Scopus