Table of Contents Author Guidelines Submit a Manuscript
Journal of Engineering
Volume 2013 (2013), Article ID 595296, 5 pages
Research Article

ULPD and CPTL Pull-Up Stages for Differential Cascode Voltage Switch Logic

School of Electronics, Vignan University, Vadlamudi, Guntur 522213, India

Received 5 December 2012; Revised 5 February 2013; Accepted 24 February 2013

Academic Editor: Soliman A. Mahmoud

Copyright © 2013 Avireni Srinivasulu and Madugula Rajesh. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.


Two new structures for Differential Cascode Voltage Switch Logic (DCVSL) pull-up stage are proposed. In conventional DCVSL structure, low-to-high propagation delay is larger than high-to-low propagation delay this could be brought down by using DCVSL-R. Promoting resistors in DCVSL-R structure increase the parasitic effects and unavoidable delay and it also occupies more area on the chip (Turker et al., 2011). In order to minimize these problems, a new Ultra-Low-Power Diode (ULPD) structures in place of resistors have been suggested. This provides the minimum parasitic effects and reduces area on the chip. Second proposed circuit uses Complementary Pass Transistor Logic (CPTL) structure, which provides complementary outputs. This contributes an alternate circuit for conventional DCVSL structure. The performances of the proposed circuits are examined using Cadence and the model parameters of a 180 nm CMOS process. The simulation results of these two circuits are compared and presented. These circuits are found to be suitable for VLSI implementation.