ULPD and CPTL Pull-Up Stages for Differential Cascode Voltage Switch Logic

Figure 9

Simulated input and output waveforms of proposed DCVSL circuit using CPTL logic.