Static Switching Dynamic Buffer Circuit

Figure 9

Timing diagram of the clocks and output.