A Very Compact AES-SPIHT Selective Encryption Computer Architecture Design with Improved S-Box

Figure 8

The schematic circuit for the multiplicative inverse of GF (2⁸) of the SubBytes.