Hybrid Dynamic MCML Style: A High Speed Dynamic MCML Style

Figure 10

Performance of two-input H-DyCML XOR gate by varying the aspect ratio of the transistors in the CPL network: (a) delay results; (b) power results.

(a)

(b)