Hybrid Dynamic MCML Style: A High Speed Dynamic MCML Style

Figure 6

CPL logic with multiple threshold voltage transistor: (a) NMOS transistors; (b) PMOS transistors.

(a)

(b)